Abstract It is advantageous to perform compiler optimizations that attempt to lower the worst-case execution time (WCET) of an embedded application since tasks with lower WCETs are easier to schedule and more likely to meet their deadlines. Compiler writers in recent years have used profile information to detect the frequently executed paths in a program and there has been considerable effort to develop compiler optimizations to improve these paths in order to reduce the average-case execution time (ACET). In this paper, we describe an approach to reduce the WCET by adapting and applying optimizations designed for frequent paths to the worst-case (WC) paths in an application. Instead of profiling to find the frequent paths, our WCET path optimization uses feedback from a timing analyzer to detect the WC paths in a function. Since these path-based optimizations may increase code size, the subsequent effects on the WCET due to these optimizations are measured to ensure * A preliminary version of this paper entitled "Improving WCET by optimizing worst-case paths" appeared in Real-Time Syst (2006) 34:129-152 that the worst-case path optimizations actually improve the WCET before committing to a code size increase. We evaluate these WC path optimizations and present results showing the decrease in WCET versus the increase in code size.
Introduction
Embedded applications often have to meet timing constraints. If these timing constraints are not met, even only occasionally in a hard real-time system, then the system may not be considered functional. The worst-case execution time (WCET) must be calculated to determine if the execution time of an embedded application can always meet its deadline.
Embedded systems are often deployed on digital signal processors (DSPs). Kernels for DSP applications have been historically written and optimized by hand in assembly code to ensure high performance (Eyre and Bier, 1998) . However, assembly code is less portable and harder to develop, debug, and maintain. Many embedded applications are now written in high-level programming languages, such as C, to simplify their development. In order for these applications to compete with the applications written in assembly, aggressive compiler optimizations are used to ensure high performance.
Traditional path-based compiler optimizations are used to reduce the average-case execution time (ACET), i.e. the typical execution time along the frequently executed path. Since the frequently executed paths may not be the worst-case (WC) paths, we propose applying path optimizations on WC paths to reduce the WCET of a task. An improvement in the WCET may enable an embedded system to meet timing constraints that were previously infeasible.
WCET constraints can impact energy consumption as well. In order to conserve energy, one can determine the WC number of cycles required for a task and lower the clock rate and still meet the timing constraint. A lower clock rate allows a developer to use lower voltage and save additional energy, which is valuable for mobile applications. In contrast, conservative assumptions concerning WCET may require the processor to be run at a higher clock rate, which consumes more energy.
Many researchers use profiling to identify the frequently executed paths. However, we need to identify the WC paths in a function. For our experiments, we integrated a timing analyzer with a compiler so the WCET path information of the current function can be calculated on demand. Figure 1 shows how the compiler obtains the WCET information. The compiler sends information about the control flow and the current instructions that have been generated to the timing analyzer. Predictions regarding the WCET path information are sent back to the compiler from the timing analyzer. We use the VPO (very portable optimizer) compiler Davidson, 1988, 1994; for this research. To assess the impact of performing these optimizations on the WCET, we retargeted both VPO and our timing analyzer to the StarCore SC100 processor, a DSP used in embedded systems (Star Core, 2001b) .
The remainder of the paper is organized in the following fashion. In Section 2, we present work related to this research, including traditional path-based optimizations and prior work on compiler optimizations used to reduce WCET. The underlying architecture of this research is the StarCore SC100 processor. Therefore, in Sections 3 and 4, we introduce the StarCore SC100 processor and show how we retargeted our timing analyzer to it, respectively. In Section 5, we discuss how to integrate the timing analysis with the compiler. In Section 6, we describe the WC path optimizations used in this research. In Section 7, we illustrate how these path optimizations can enable other optimizations. In Section 8, we analyze the experimental results. In Section 9, we describe future work in this area and, in Section 10, we present our conclusions.
Related work
Path-based compiler optimizations are typically used to reduce the execution time along the frequently executed paths to reduce the ACET of a program. This section summarizes the prior research on path-based compiler optimizations and WCET reduction techniques.
Prior work on path optimizations
There has been a significant amount of work over the past few decades on developing optimizations to improve the performance of frequently executed paths. Each technique involves detecting the frequently executed path, distinguishing the frequent path using code duplication, and applying a variety of other code-improving transformations in an attempt to improve the frequent path, often at the expense of less frequently executed paths and an increase in code size.
Much of this work was motivated by the goal of increasing the level of instruction-level parallelism in processors that can simultaneously issue multiple instructions. Some of the early work in this area involves a technique called trace scheduling, where long traces of the frequent path are obtained via loop unrolling and the trace is compacted into VLIW instructions (Fisher, 1981) . A related technique that was developed later is called superblock formation and scheduling (Hwu et al., 1993) . This approach uses tail duplication to make a trace that has only a single entry point, which makes trace compaction simpler and more effective, though this typically comes at the expense of an additional increase in code size compared to trace scheduling.
Path optimizations have also been used to improve code for single issue processors. This includes techniques to avoid the execution of unconditional jumps (Mueller and Whalley, 1992) and conditional branches (Mueller and Whalley, 1995) and to perform partial dead code elimination and partial redundancy elimination (Gupta et al., 1997) .
Other prior work on reducing WCET
While there has been much work on developing compiler optimizations to reduce execution time and, to a lesser extent, to reduce space and energy consumption, there has been very little work on compiler optimizations to reduce WC performance. Marlowe and Masticola outlined a variety of standard compiler optimizations that could potentially affect the timing constraints of critical sections in a task (Marlowe, 1992) . They proposed that some unsafe or dangerous transformations may even lengthen the execution time for some sets of inputs. These optimizations should be used with caution for real-time programs with timing constraints. However, no implementation was described in this paper. Hong and Gerber developed a programming language with timing constructs to specify the timing constraints and used a trace scheduling approach to improve code in critical sections of a program (Hong and Gerber, 1993) . Based on these code-based timing constraints, they attempt to meet the WCET requirement for each critical section when performing code transformations. However, no empirical results were given since the implementation did not interface with a timing analyzer to serve as a guide for the optimizations or to evaluate the impact on reducing WCET. Both papers outlined strategies that attempt to move code outside of critical sections within an application that have been designated by a user to contain timing constraints. In contrast, most real-time systems use the WCET of an entire task to determine if a schedule can be met. Lee et al. used WCET information to choose how to generate code on a dual instruction set processor for the ARM and the Thumb (Lee et al., 2004) . ARM code was generated for a selected subset of basic blocks that can impact the WCET while Thumb code was generated for the remaining blocks. In this way, they can reduce the WCET while minimizing code size. In contrast, we use compiler optimizations to improve the WCET on a single instruction set processor.
Our prior work on reducing WCET
Although compiler optimizations have been used to reduce the ACET for decades, compiler optimizations that attempt to reduce WCET comprise a relatively new research area. A genetic algorithm has been used to search for an effective optimization phase sequence that best reduces the WCET for an application . The search space is the permutation of a sequence of traditional compiler optimization phases. After a sequence of optimization phases is applied, the WCET of the application is used to evaluate the efficiency for this particular ordering of optimization phases. However, this approach did not use WC path information from the timing analyzer to perform compiler optimizations.
A WCET code positioning optimization that uses WC path information has been developed to find an ordering of the basic blocks within a function to reduce WCET. This optimization attempts to minimize the number of unconditional jumps and taken conditional branches that can affect the WCET . All basic blocks are treated as being initially unpositioned where every transition from one block to another has a transfer-of-control penalty. The algorithm selects one transition at a time in the control-flow graph and places two basic blocks, which are linked by the transition, next to each other. This operation eliminates the transfer-of-control penalty between two contiguous blocks. The algorithm then re-calculates the new WCET paths to guide the selection of the next edge. WCET code positioning typically does not increase the code size. In this paper, we present path-based compiler optimizations which reduce WCET using code duplication and modification rather than just reordering blocks.
The StarCore SC100 architecture
The StarCore SC100, a DSP used in embedded system applications, is the architecture used in this research. There are no caches and no operating system in a SC100 system, which facilitates accurate WCET estimations. The SC100 contains a register file with 32 registers. Sixteen registers are used to store data (data registers) and 16 registers are used to store addresses (address registers). Each data register contains 40 bits and each address register contains 32 bits. The size of instructions can vary from one word (two bytes) to five words (ten bytes) depending upon the type of instruction, the addressing mode used, and the register number referenced.
The SC100 has a five-stage pipeline. The five stages are: Prefetch, Fetch, Dispatch, Address Generation and Execution. The prefetch stage in the pipeline always fetches the next sequential instruction. Therefore, the SC100 processor incurs a pipeline delay whenever an instruction transfers control to a target that is not the next sequential instruction since the pipeline has to be flushed to fetch the target instruction. A transfer of control (taken branches, unconditional jumps, calls, and returns) results in a one to three cycle penalty depending on the type of the instruction, the addressing mode used, and if the transfer of control uses a delay slot. In this machine, if a conditional branch instruction is taken, then it takes three more cycles than if it was not taken. Unconditional jump instructions take two extra cycles if they use immediate values and take three extra cycles if they are PC-relative instructions.
Besides the pipeline delay, transfers of control on this machine also incur an extra delay if the target is misaligned. The SC100 fetches instructions in sets of four words that are aligned on eight byte boundaries. The target of a transfer of control is considered misaligned when the target instruction is in a different fetch set from the transfer of control and the target instruction spans more than one fetch set, as shown in Fig. 2 . In this situation, the processor stalls for an additional cycle after the transfer of control (Star Core, 2001b) .
In addition, there are no pipeline interlocks in this machine. It is the compiler's responsibility to insert no op instructions to delay a subsequent instruction that uses the result of a preceding instruction when the result is not available in the pipeline. The SC100 architecture does not provide hardware support for floating-point data types, nor does it provide divide functionality for integer types (Star Core, 2001b) .
Retargeting the timing analyzer to the SC100
WCET path-based optimizations need WC path information from a timing analyzer. In this section we describe a timing analyzer that was developed based on path analysis (Harmon et al., 1994; Arnold et al., 1994; Healy et al., 1995; Ko et al., 1996; Mueller, 1997; White et al., 1997; Ko et al., 1999; Healy et al., 1999a,b; Healy and Whalley, 1999; White et al., 1999; Mueller, 2000; Healy et al., 2000; Healy and Whalley, 2002 ) and how we retargeted it to the SC100 machine. This path analysis approach for predicting WCET involves the following issues: r architecture modeling (pipeline and cache) r detecting the maximum number of iterations of each loop r detecting all possible paths and identifying infeasible paths r analyzing each path to predict its WCET r calculating the WCET for each loop and function r predicting the WCET for the whole program based on a timing tree An instruction's execution time can vary greatly depending on whether that instruction causes a cache hit or a cache miss. The timing analyzer starts by performing worst-case cache analysis (Arnold et al., 1994) . The timing analyzer then integrates the cache analysis with pipeline analysis. Structural and data hazard pipeline information for each instruction is needed to calculate the execution time for a sequence of instructions. Cache misses and pipeline stalls are detected when inspecting each path (Healy et al., 1995) .
When the WCET is needed for a benchmark, VPO generates the timing information for the benchmark and passes it to the timing analyzer. The timing analyzer uses the timing information as input to predict the WCET. Each instruction in the assembly has a counterpart in the timing information where the instruction type and the registers sets and uses are specified. The timing analyzer needs this information to detect pipeline hazards and find the worst-case paths. The timing information for the SC100 also contains the size information for each instruction, which is needed by the timing analyzer to detect the branch target mis-alignment penalties. In addition, the timing information contains the control-flow information, such as the branches and loops, for the program.
The timing analyzer takes the timing information and produces the WCET path information (Arnold et al., 1994) . Our timing analyzer calculates the WCET for all paths within each loop and the outer level of a function. A loop path consists of basic blocks and each loop path starts with the entry block (header) in the loop and is terminated by a block that has a transition back to the entry block (back edge) and/or a transition outside the loop. A function path starts with the entry block to the function and is terminated by a block containing a return. If a path enters a nested loop, then the entire nested loop is considered a single node along that path. The WCET for each path is calculated by the timing analyzer. This WC path information is used by the WC path optimizations.
Besides addressing architectural features, the timing analyzer also automatically calculates control-flow constraints to tighten the WCET. One type of constraint is determining the maximum number of iterations associated with each loop, including nonrectangular loops where the number of iterations of an inner loop depends on the value of an outer loop variable (Healy et al., 2000) . Branch constraints are another type of constraint on the control flow and indicate how often a branch will be taken or fall through. The timing analyzer uses such constraints to detect infeasible paths through the code and the frequency of how often a given path can be executed (Healy and Whalley, 2002) . The timing analyzer uses the control-flow and constraint information, caching categorizations, and machine-dependent information (e.g. characteristics of the pipeline) to make its timing predictions.
The WCET of the whole program is obtained in a bottom-up fashion by following a timing tree, where the WCET for an inner loop (or called function) is calculated before determining the WCET for an outer loop (or calling function). Each function is treated as a loop with a single iteration. The WCET information for an inner loop (or called function) is used when it is encountered in an outer-level path.
Sometimes, the control flow within a loop has too many paths. For example, if there are 20 if statements inside a loop, there can be up to 2 20 paths, which is beyond the capability of the timing analyzer to evaluate within a reasonable time. The timing analyzer was modified to partition the control flow of complex loops and functions into sections that are limited to a predefined number of paths (Ko et al., 1999) . The timing tree is also updated to include each section as a direct descendant to the loop or function containing the section.
The architectural features of a machine, such as pipelining and caches, affect the WCET prediction of an application. We retargeted the timing analyzer to the SC100 processor to demonstrate that we could predict the WCET for an embedded machine. Since the SC100 does not have a memory hierarchy (no caches or virtual memory system), the timing analyzer was updated to treat all cache accesses as hits since instructions and data on the SC100 can in general be accessed in a single cycle from both ROM and RAM, respectively.
The timing analyzer was also modified to address the penalty for transfers of control. When calculating the WCET of a path, it has to be determined if each conditional branch in the path is taken or not since non-taken branches do not have this penalty. When there is a transfer-of-control penalty, the timing analyzer calculates the number of clock cycles of pipeline delay, which depends on the instruction type and whether there is an extra cycle due to a target misalignment penalty. Therefore, the size of each instruction is needed to find the SC100 fetch sets in order to calculate the target misalignment penalty.
In addition, we were able to obtain a simulator for the SC100 from StarCore (Star Core, 2001a). Many embedded processor simulators, in contrast to general-purpose processor simulators, can very closely estimate the actual number of cycles required for an application's execution. The SC100 simulator, which can simulate the SC100 executable and report an estimated number of execution cycles for a program, is used to verify the accuracy of the WCET timing analyzer. This simulator can report the size of each instruction as well, so we also used it to verify the size of each instruction obtained from the compiler.
Using WCET information in the compiler
We use an interactive compilation system called VISTA (VPO Interactive System for Tuning Applications) (Zhao et al., 2002; Kulkarni et al., 2003) to experiment with our WCET path optimizations. We retargeted VISTA to the SC100 architecture and integrated it with the SC100 timing analyzer. The VPO port of the SC100 compiler takes the source code and generates the assembly and the timing information, which is used by the timing analyzer to produce the WC path information. The compiler performs optimizations based on the WC path information and the user can see transformations of the program graphically step by step at the machine-code level. After each optimization, the compiler automatically invokes the timing analyzer to update the WCET path information, which is used to guide the next optimization. This allows an embedded application to be developed at the source-code level, but allows the developer to interactively tune the application at a low level to meet design constraints of the embedded system.
The WCET for the whole program is calculated in a bottom-up fashion based on a timing analysis tree, where each node is a loop or a function (see Section 4). The timing information of each node includes the execution time and the lists of the basic blocks along all the paths. The timing analyzer provides the timing information for all the nodes in the timing tree. However, the path optimizations are performed only on the innermost loops to limit the code size growth.
Several WC path optimizations are applied to transform the code after traditional optimizations have completed, but before some required phases such as fix entry exit, instruction scheduling, and add noops. Fix entry exit inserts instructions at the entry and exit of the function to manage the activation record on the run-time stack. Add noops puts a noop between two dependent SC100 instructions when the first instruction produces a result that will not be available when the second instruction accesses it. This transformation is required since the SC100 has no pipeline interlocks. Some transformations, such as distinguishing the WC path through superblock formation and code sinking, can increase the number of instructions in a function. Since we are performing optimizations for embedded systems, we would prefer not to increase code size unless there is a corresponding benefit gained from decreasing the WCET. In order to obtain the WCET before and after each path optimization, the required phases, fix entry exit, instruction scheduling, and add noops have to be applied. VISTA has the ability to roll back previously applied transformations. When the transformations need to be reversed, the current function, with all its data structures, is discarded and re-initialized. A fresh instance of the function is then read from the input file. The optimizations are re-applied up to the point before or after the WC path optimization was applied, depending on if the optimization reduces the WCET.
The compiler invokes the timing analyzer to obtain the WCET before and after applying each code size increasing transformation. If the transformation does not decrease the WCET, then we restore the state of the program representation prior to the point when the transformation was applied. Note that the timing analyzer returns the WCET of the entire program. By checking the program's entire WCET, the compiler discards all code size increasing transformations where the WC path does not contribute to the overall WCET, even though the transformation may decrease the WCET of the loop or function in which the WC path resides. This ability to discard previously applied transformations also allows the compiler to aggressively apply an optimization in case the resulting transformation will be beneficial.
WC path optimizations
Traditional frequent-path based optimizations are performed based upon the path frequency information gathered from profiling. In contrast, WC path optimizations need to be applied on the paths in a function that have the highest WCET. To obtain this information, we integrated the timing analyzer with the compiler. Therefore, path optimizations, such as superblock formation, can be applied along the worst-case paths. In this section, we introduce three WC path-based optimizations.
Superblock formation
A superblock is a sequence of basic blocks in the control-flow graph where control can only enter at the top, but there may be multiple exits. Each block within the superblock, except for the entry block, can have at most one predecessor. Although superblock formation can increase code size due to code duplication, it can also enable other optimizations to reduce the execution time along the superblock. Figure 3 illustrates the WC superblock formation process. Figure 3 (a) depicts the original control flow of a function. Assume that the timing analyzer indicates that the WC path through the loop is 2→3→5→6→8. Note that the blocks and transitions along the WC path are shown in bold font. We start at the beginning of the WC path and duplicate code from the point where other paths have an entry point (join block) into the WC path. In this example, block 5 is a join block. Figure 3(b) shows the control flow after duplicating code along the WC path. At this point there is only a single entry point in the WC path, which is the loop header at block 2. Blocks 5 , 6 , and 8 are duplicates of blocks 5, 6, 8, respectively. Although block 5 forks into block 6 and block 7, there is no join block along the WC path. To eliminate transfer of control penalties within the superblock, the compiler makes the blocks within the WC path contiguous in memory, which eliminates transfers of control within the superblock. After superblock formation some blocks can be merged. For instance, blocks 3 and 5 and blocks 6 and 8 can both be merged into one block. The compiler then attempts other code improving transformations that may exploit the new control flow and afterwards invokes the timing analyzer to obtain the new WCET. 6.2. Path duplication Figure 4 shows the control-flow graph from Fig. 3(b) after path duplication to duplicate the WC path. The number of taken conditional branches, which result in a transfer of control penalty on the SC100, is reduced in the WC path within a loop by duplicating this path. For instance, regardless of how the nonexit path 2→3→5 →6 →8 in Fig. 3(b) is positioned, it would require at least one transfer of control since the last transition is back to block 2. If path duplication duplicates the WC path once, one iteration of the worst-case path after duplication is equivalent to two iterations before the duplication. Now the path 2→3→5 →6 →8 → 2 →3 →5 →6 →8 →2 in Fig. 4 can potentially be traversed with only a single transfer of control. In contrast, at least two transfers of control would be required before path duplication to execute the code that is equivalent to this path. In addition, WC path duplication forms one superblock consisting of code from two loop iterations which can enhance the opportunities for other optimizations.
WC path duplication presents interesting challenges for the timing analyzer and the compiler since some acyclic paths, such as 2→3→...→8 in Fig. 4 , represent two iterations of the original loop and others, such as 2→4→...→8, represent a single iteration. We annotated the duplicated loop header, block 2 in Fig. 4 , so that the timing analyzer counts an extra iteration for any path containing it. We also modified the compiler to retain the original number of loop iterations before WC path duplication and count two original loop iterations for each path containing the duplicated loop header.
Loop unrolling
Loop unrolling reduces the loop overhead by duplicating the whole loop body. It is different from path duplication, where only the WC path is duplicated. We investigate performing limited loop unrolling followed by superblock formation and associated other compiler optimizations to exploit the modified control flow. For this study, only the innermost loops of a function are unrolled by a factor of two since we wished to limit the code size increase. Some approaches that perform unrolling require a cleanup loop to handle exits from the superblock and this cleanup loop can be unstructured. We did not use such an approach since our timing analyzer requires that all loops be structured for the analysis and this approach would result in a larger code size increase. Fig. 3(a) after unrolling by a factor of two when the original loop had an even number of iterations. Figure 5 (b) shows how our compiler uses a less conventional approach to perform loop unrolling by an unroll factor of two and still not require an extra copy of the loop body when the original number of loop iterations is an odd number. Each WC loop path (blocks and transitions) in these figures is again depicted in bold. Note that the WC loop path in Fig. 5(b) starts at block 2 , the loop header, and ends at block 8. In both Figs. 5(a) and (b) the compare and branch instructions in block 8 are eliminated, reducing both the ACET and WCET. However, the approach in Fig. 5(b) does not result in any merged blocks, such as blocks 8 and 2 in Fig. 5(a) , which may result in fewer other compiler optimizations being enabled. Figure 5(c) show superblock formation after loop unrolling. As illustrated in Figs. 4 and 5, path duplication results in less code duplication than loop unrolling. However, loop unrolling can result in a greater reduction in WCET than path duplication.
Enabling other optimizations
Superblock formation, path duplication, and loop unrolling may enable other compiler optimizations. For instance, consider Fig. 6 (a), which shows the source code for a program that finds the index of the element for the maximum value in an array and counts the number of times that the index for the maximum element was updated. Figure 6(b) shows the corresponding control flow after unrolling the loop by a factor of two so that the loop overhead (compares and branches of the loop variable i) can be reduced. The WC path (blocks and transitions) is depicted in bold. While the code in this figure is represented at the source code level to simplify its presentation, the analysis is performed by the compiler at the assembly instruction level after compiler optimizations have been applied to allow more accurate timing predictions. The conditions have been reversed in the control flow to represent the condition tested by a conditional branch at the assembly level. Figure 6 (c) enumerates the four different paths through the loop. Transfer of control penalties are initially assessed between each pair of basic blocks. Path A is the current WC path in the loop because it contains the most instructions. However, when the array contains random values, path D would likely be the most frequent path executed since not finding a new maximum is the most likely outcome of each iteration. In this example, the frequent path and the WC path are different.
We attempt WC path optimizations on the WC path only in the innermost loops of a function or at the outer level if the function has no loops to limit the code size increase. The innermost loops and functions with no loops are the leaves of the timing tree, which often comprise most of the execution time. Once the WC path is identified, we attempt superblock formation on that path. This means that code is duplicated so that the path is only entered at the head of the loop. Consider Fig. 6(d) , where superblock (2→3→4 →5 → 6 ) representing path A is now only entered at block 2. Blocks 4 , 5 , and 6 are duplicates of blocks 4, 5, and 6, respectively. Note that there are still multiple exits from this superblock, but there is only a single entry point. Distinguishing the WC path may enable other compiler optimizations. In Fig. 6(d) , blocks 3 and 4 and blocks 5 and 6 are merged together. Removing joins (incoming transitions) to the WC path may also enable other optimizations.
Path duplication is performed after superblock formation since superblock formation eliminates the join transitions along the WC paths. Superblock formation also makes it possible for an optimization called code sinking on instructions along the WC path to reduce the WCET. When it is beneficial, coding sinking moves instructions inside a block downward Springer following the control flow into its successor blocks. The instructions being pushed down can sometimes be merged with instructions in the successor block along the worst-case path. However, if a block has more than one successor, the moved instructions have to be duplicated for each successor, which potentially increases the code size. The two assignments in block 3 of Fig. 6(d) and the increment of i from block 4 in Fig. 6(d) are sunk after the fall-through transition of block 4 into the top portion of block 5 in Fig. 6(e) . Likewise, these assignments have to be duplicated after the taken transition of block 4 in the top portion of block 6 . Due to the high cost of SC100 transfers of control, code duplication is performed until another transfer of control is encountered when code sinking leads to assignments being removed off the WC path, as shown by the duplicated code in the bottom portion of block 6 . This additional code duplication avoids introducing an extra unconditional jump at the end of block 6 , which decreases the WCET of the path containing that block.
Initially it may appear that there is no benefit from performing code sinking. Fig. 6 (f) shows the updated code after performing dead assignment elimination, instruction selection, and common subexpression elimination. The first assignment to m in block 5 of Fig. 6(e) is now dead since its value is never used and this assignment is deleted in Fig. 6(f) . Likewise, the multiple increments to the updates variable in block 5 of Fig. 6 (e) are combined into a single instruction in block 5 of Fig. 6(f) . In addition, the two pair of increments of i in blocks 5 and 6 and in block 6 are combined into single increments in blocks 6 and 6 . Finally, the movement of the "i + +;" statement past the assignment "m = i;" statement in block 5 causes the source of that statement to be modified. Other optimizations, such as constant propagation, copy propagation, and strength reduction, are also re-applied to exploit the superblock.
Prior to invoking the timing analyzer after performing each WC path optimization, we also perform instruction scheduling, WCET code positioning, insertion of no ops to address data hazards (as the SC100 has no pipeline interlocks), and WCET target alignment. Much of the WCET improvement that was previously obtained from WCET code positioning may now be achieved by superblock formation and WC path duplication due to the resulting contiguous layout of the blocks in the WC path.
Results
This section describes the results of a set of experiments to illustrate the accuracy of the SC100 timing analyzer and the effectiveness of improving the WCET by using WCET path optimizations. All of the optimizations described in the previous sections were implemented in our compiler and the measurements were automatically obtained after applying these optimizations. Table 1 shows the benchmarks and applications used to test the WCET reduction optimizations. These include benchmarks or programs used in previous studies by various groups (FSU, SNU, Uppsala) working on WCET timing analysis. These benchmarks in Table 1 were selected since they have conditional constructs, which means the WCET and ACET input data may not be the same.
The benchmark findmax contains the code similar to the example shown in Fig. 6 . For the example in Fig. 6 , the initial value of i in the for loop is 0, so the loop has an even number of the loop iterations, which simplifies the example since loop unrolling can use the approach shown in Fig. 5(a) . However, in the benchmark findmax, we assigned the initial value for i in the for loop to be 1 instead of 0 since the first iteration of the loop is unnecessary. The loop has an odd number of iterations. Thus, when applying loop unrolling for this benchmark, the compiler uses the approach shown in Fig. 5(b) . All input and output was performed by reading from and writing to global variables, respectively, to avoid having to estimate the WCET of performing actual I/O. If the input data for the original benchmark was from a file, then we modified the benchmark so that a global array is initialized with constants. Likewise, output is written to a global array.
In order to verify the accuracy of the worst-case timing analyzer, the SC100 simulator from StarCore is used to obtain the execution time driven by the WC input data. Table 2 shows the baseline measurements of the experiments. The measurements are taken after all optimizations have been applied except for those that are performed to improve the WC paths. WCET cycles are obtained from the timing analyzer and observed cycles are obtained from the SC100 simulator. WCET cycles should be larger than or equal to the observed cycles since the WCET is the upper bound for the execution time and it should never be underestimated. The WC input data has to be meticulously determined since the WC paths were often difficult to detect manually due to control-flow penalties. Therefore, these benchmarks are classified into two categories: Small and Larger benchmarks. The WC input data can be detected manually for Small benchmarks. Therefore, the WCET from the timing analyzer is close to the execution time obtained from the simulator. However, the WC input data is more difficult to manually detect for the Larger benchmarks. Therefore, the WCET from the timing analyzer may be much larger than the execution time obtained from the simulator for these larger benchmarks. This does not necessarily imply that the timing analyzer is inaccurate, but rather that the input data is not causing the execution of the WC paths. The WCET ratios show that these predictions are reasonably close for Small programs, but much larger on average than the observed cycles for the larger benchmarks. We did not obtain the observed cycles after WCET path optimizations since this would require new WCET input data due to changes in the WCET paths. Table 2 also shows the instruction code size and the lines of source code for these benchmarks. The instruction code size of the Larger benchmarks is no less than 250 bytes while the code size is under 200 bytes for each of Small benchmarks. Two sets of experiments were performed to assess the effectiveness of applying WC path optimizations. The first experiment invokes superblock formation along the worst-case path. Path duplication is then performed to duplicate the superblock to reduce the number of transfers of control along the worst-case path. The second experiment applies loop unrolling on the innermost loop. Superblock formation is then performed to create a superblock along the worst-case path. After each set of WC path optimizations, other optimizations, such as code sinking, merging basic blocks, dead assignment elimination, and instruction selection, are invoked to reduce the execution time along these worst-case paths. Finally, WCET code positioning is invoked to further reduce the WCET . Table 3 shows the effect on WCET after performing superblock formation, WC path duplication, and WCET code positioning. Note these WC path optimizations are applied after all other conventional code-improving optimizations have been performed. For each of these optimizations, the transformation was not retained when the WCET was not improved. Thus, the code size was not increased unless the WCET was reduced. The results after superblock formation were obtained by applying superblock formation followed by a number of compiler optimizations to improve the code due to the simplified control flow in the superblock. Only five of the ten Small benchmarks and five of the six Larger benchmarks improved. There are several reasons why there is no improvement on WCET after superblock formation. Sometimes, there are multiple paths in the benchmark that have the same WCET. In these cases improving one path does not reduce the WCET since the WCET for another path with the same WCET is not decreased. The WC path is also often already positioned with only fall through transitions, which occurs when if-then statements are used instead of if-thenelse statements. There is no opportunity to change the layout in this situation to reduce the number of transfer of control penalties in the WC path. Finally, other optimizations often had no opportunity to be applied after superblock formation due to the path containing code for only a single iteration of the loop. The results after WC path duplication shown in the middle portion of Table 3 were obtained by performing superblock formation followed by WC path duplication. If the WCET did not improve, then we discarded the transformations. In contrast to superblock formation alone, WC path duplication after superblock formation was more successful at reducing the WCET. First, assignments were often sunk across the duplicated loop header of the new WC path and other optimizations could be applied on the transformed code. Second, there was typically one transfer of control eliminated after WC path duplication for every other original iteration. Eliminating a transfer of control is almost always beneficial on the SC100.
The results after WCET positioning for the final column in Table 3 were obtained by performing superblock formation, WC path duplication, and WCET code positioning. Sometimes superblock formation and/or WC path duplication did not improve the WCET, but applying WCET code positioning in addition to these transformations resulted in an improvement. The combination of applying all three optimizations was over 4% more beneficial on average than applying WCET code positioning alone. While superblock formation or WC path duplication did not always provide the best layout for the basic blocks, WCET code positioning in the final stage usually results in a better layout with an additional improvement. Results from applying WCET code positioning without the WC path optimizations described in this paper are described elsewhere (Zhao et al., 2005) .
The effect on ACET after applying superblock formation, path duplication, and code positioning to improve WCET is shown in Table 4 . After superblock formation, the ACET is reduced on average by 3.2%. After path duplication, the ACET is reduced on average by 6.9%. The ACET of these benchmarks is also reduced after code positioning. The benefit to WC paths will help ACET if the random input data drives the WC path. Sometimes, the WC path optimization is not applied for some benchmarks shown in Table 4 if there is no improvement on WCET. However, it also causes no improvement on ACET. Overall, the improvement on ACET is comparable to the WCET improvement. Table 5 shows experimental results for the second experiment. First, the effect on WCET and code size after unrolling innermost loops by a factor of two is shown. Second, the results after superblock formation (as depicted in Fig. 5 ) are depicted. Finally, the results after WCET code positioning are given. As expected, loop unrolling reduced WCET for all benchmarks. If typical input data were available for these benchmarks, then comparable benefits for ACET would be obtained. Six out of ten Small benchmarks and five out of six Larger benchmarks improved after superblock formation was performed following loop unrolling. We found that eliminating one of the loop branches after unrolling enabled other optimizations to be applied after superblock formation. WCET code positioning also improved the overall WCET for half of the benchmarks, beyond what could be accomplished by unrolling and superblock formation alone. The results in Table 5 show that loop unrolling reduces WCET more than WC path duplication.
While the WCET is reduced by applying WC path optimizations, there is an accompanying substantial code size increase, as shown shown in Tables 3 and 5 . For small benchmarks, the duplicated blocks from applying superblock formation, WC path duplication, and loop unrolling comprise a significant percentage of the total code size. Performing these optimizations on larger applications results in smaller code size increases. We anticipate applications that are even larger will exhibit progressively smaller code size increases since the paths on which the transformations are performed will represent a smaller percentage of the total code size. As expected, loop unrolling followed by superblock formation results in a greater code size increase than superblock formation followed by WC path duplication. The type of WC path optimization that should be applied depends on the timing constraints and code size limitation that should be met. The effect on ACET after WCET path optimization for the second experiment is shown in Table 6 . For the benchmarks in Table 6 , loop unrolling reduces both ACET and WCET since it duplicates all paths. WC superblock formation and WCET code positioning reduce ACET when the input data causes the program to traverse the WC path. The average ACET is reduced by 7.5% after loop unrolling, 10.8% after WC superblock formation, and 13.4% after WCET code positioning. As in the first experiment, the average benefit on ACET is slightly less than the average benefit on WCET since WC paths are targeted during WC path optimizations.
The time ratio columns in Tables 7 and 8 indicate the compilation overhead from performing these optimizations. Most of this overhead is due to repeated calls to the timing analyzer. There were several factors that resulted in longer compilation times. First, the applied optimizations increased the number of basic blocks and paths in the program, which increased time for needed for timing analysis and required additional invocations of the timing analyzer for WCET code positioning. Second, we had to perform required phases (fixing the entry/exit of the function to address calling conventions and instruction scheduling to address the lack of pipeline interlocks) before invoking the timing analyzer. These transformations were discarded after invoking the timing analyzer by reading in the intermediate file and reapplying the transformations up to the desired point in the compilation. The extra I/O to support this feature had a large impact on compilation time. The ability to discard previously applied transformations is not a feature that is available in most compilers. In contrast, WCET code positioning is performed after these required phases. Thus, there is no need to discard and reapply transformations after performing WCET code positioning. As mentioned previously, a significant portion of the benefit from the WC path optimizations (superblock formation and WC path duplication) is obtained by the contiguous layout of the WC path. One should note that the WC path optimizations presented in this paper are computationally much less expensive than WCET code positioning, which requires an invocation of the timing analyzer after each time an edge is selected to be contiguous. Thus, the WCET code positioning requires many more invocations of the timing analyzer when it is performed. As shown in Tables 7 and 8 , WCET code positioning has a much greater impact on compilation time.
Future work
In this paper, we performed WC path optimizations based on the WC path information from the timing analysis. There are many areas of future work that can be investigated to enhance these WCET path optimizations.
The compiler and the timing analyzer are currently separate processes and they exchange data via files. If we could merge the compiler and the timing analyzer into one process, then it would speed up the compilation since most of the compilation time is spent on timing analysis.
Currently, the compiler performs WC path optimizations on the innermost loops since they are considered to have the best impact on WCET for the smallest code size duplication. The timing analyzer has the ability to identify the critical code portion of a program. The compiler could concentrate on the code portion that has the most impact on WCET, instead of always attempting optimizations on the innermost loop since some inner loops may be in paths that will not affect the WCET.
Path optimizations reduce the WCET at the expense of an increase in code size. Currently, the compiler discards the code duplication if there is no improvement on WCET. However, it sometimes commits a large code size increase for small reductions on WCET. We could enhance the compiler to automatically weight the code size increase and WCET reduction to obtain the best choice. Alternatively, a user could specify the ratio of the code size increase to the WCET decrease that he/she is willing to accept.
Conclusions
In this paper we have described how the WCET of a program can be reduced by optimizing the WC paths. Compiler transformations that improve the performance of paths typically use profile data to find the frequent paths in a program. In contrast, our compiler automatically uses feedback from the timing analyzer to detect the WCET paths through a function. We show that traditional frequent path optimizations can be applied to WC paths and improvements in the WCET can be obtained. In addition, we developed new optimizations, such as WC path duplication and loop unrolling for an odd number of iterations without overhead, to improve WCET while minimizing code growth.
Code sinking and other conventional optimizations are applied on the WC path to further reduce its execution time. WCET code positioning is also performed at the final stage to further reduce the WCET. Since path optimizations may increase the code size, it was critical to obtain WCET feedback from the timing analyzer to ensure that each code size increasing transformation improves the WCET before allowing it to be committed. Finally, we were able to show that these WC path optimizations improve ACET as well as WCET.
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